Course Unit Page
-
Teacher Luca Roffia
-
Learning modules Luca Roffia (Modulo 1)
Luca Roffia (Modulo 2)
-
Credits 9
-
SSD ING-INF/05
-
Teaching Mode Traditional lectures (Modulo 1)
Traditional lectures (Modulo 2)
-
Language Italian
-
Campus of Cesena
-
Degree Programme First cycle degree programme (L) in Biomedical Engineering (cod. 9082)
Also valid for First cycle degree programme (L) in Electronics Engineering (cod. 5834) -
Course Timetable from Feb 20, 2023 to Apr 26, 2023
Course Timetable from Apr 28, 2023 to Jun 05, 2023
SDGs
This teaching activity contributes to the achievement of the Sustainable Development Goals of the UN 2030 Agenda.

Academic Year 2022/2023
Learning outcomes
The course provides a reference framework to understand the behaviour of simple microprocessor based systems, focusing on:
- logic design principles and reference model
- digital systems core components
- basics of computer architecture
- architecture impact on performance
- system design
Course contents
Information Coding and binary codes Analysis and synthesis of combinational, asynchronous and synchronous circuits Von Neumann conceptual model of stored program computers
Computer Architecture and performance
ISA (Instruction Set Architecture) RISC and CISC Architectures
CPU structure and ISA implementation:
Control Unit and Data path
Sequential implementation of a RISC processor (DLX)
Exception handling and input/output processing
Interfacing memory and and input/output devices to the microprocessor bus
Design of simple microprocessor based systems
Readings/Bibliography
Ashenden: "Digital Design" - Morgan Kaufmann pub. Inc.
Hennessy Patterson: "Computer architecture: a quantitative approach" - Morgan Kaufmann pub. Inc.
Teaching methods
Slides stored in the platform (Virtuale) are presented and interactively discussed in the classroom.
Assessment methods
Assessment is based on test using the EOL tool. The following main topics are covered:
- Digital circuit theory: combinational logic and synchronous sequential machines
- ISA and CPU structure: Control Unit and Data Path
- Input/output management: hardware and software drivers
Teaching tools
Virtuale is used for sharing content and forum
EOL is used for the self-assessment through past exams
Office hours
See the website of Luca Roffia