I lead and maintain several efforts targeted at low-power hardware acceleration with cluster-coupled Hardware Processing Engines, in the context of the PULP platform activities. This website contains documentation, specs, and further info (e.g. a gallery of taped-out chips with HWPEs).