Foto del docente

Luca Benini

Professore ordinario

Dipartimento di Ingegneria dell'Energia Elettrica e dell'Informazione "Guglielmo Marconi"

Settore scientifico disciplinare: ING-INF/01 ELETTRONICA

Pubblicazioni

Montagna F.; Mach S.; Benatti S.; Garofalo A.; Ottavi G.; Benini L.; Rossi D.; Tagliavini G., A Low-Power Transprecision Floating-Point Cluster for Efficient Near-Sensor Data Analytics, «IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS», 2022, 33, pp. 1038 - 1053 [articolo]

Palossi D.; Zimmerman N.; Burrello A.; Conti F.; Muller H.; Gambardella L.M.; Benini L.; Giusti A.; Guzzi J., Fully Onboard AI-powered Human-Drone Pose Estimation on Ultra-low Power Autonomous Flying Nano-UAVs, «IEEE INTERNET OF THINGS JOURNAL», 2022, 9, pp. 1913 - 1929 [articolo]

Paulin G.; Conti F.; Cavigelli L.; Benini L., Vau Da Muntanialas: Energy-Efficient Multi-Die Scalable Acceleration of RNN Inference, «IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS», 2022, 69, pp. 244 - 257 [articolo]

Rossi D.; Conti F.; Eggiman M.; Mauro A.D.; Tagliavini G.; Mach S.; Guermandi M.; Pullini A.; Loi I.; Chen J.; Flamand E.; Benini L., Vega: A Ten-Core SoC for IoT Endnodes with DNN Acceleration and Cognitive Wake-Up from MRAM-Based State-Retentive Sleep Mode, «IEEE JOURNAL OF SOLID-STATE CIRCUITS», 2022, 57, pp. 127 - 139 [articolo]

Rossi D.; Conti F.; Eggiman M.; Mach S.; Mauro A.D.; Guermandi M.; Tagliavini G.; Pullini A.; Loi I.; Chen J.; Flamand E.; Benini L., 4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up from MRAM-Based State-Retentive Sleep Mode, in: Digest of Technical Papers - IEEE International Solid-State Circuits Conference, Piscataway, NJ, Institute of Electrical and Electronics Engineers Inc., «DIGEST OF TECHNICAL PAPERS - IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE», 2021, 64, pp. 60 - 62 (atti di: 2021 IEEE International Solid-State Circuits Conference, ISSCC 2021, usa, 2021) [Contributo in Atti di convegno]

Elnaqib A.; Okuhara H.; Jang T.; Rossi D.; Benini L., A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator with 0.22% INL, «IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. II, EXPRESS BRIEFS», 2021, 68, Article number: 9126842, pp. 156 - 160 [articolo]Open Access

Garofalo A.; Ottavi G.; Di Mauro A.; Conti F.; Tagliavini G.; Benini L.; Rossi D., A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode, in: ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference, Proceedings, New York, Institute of Electrical and Electronics Engineers Inc., 2021, pp. 267 - 270 (atti di: 47th IEEE European Solid State Circuits Conference, ESSCIRC 2021, Grenoble/ France, 6 September - 9 September 2021) [Contributo in Atti di convegno]Open Access

Benz T.; Bertaccini L.; Zaruba F.; Schuiki F.; Gurkaynak F.K.; Benini L., A 10-core SoC with 20 Fine-Grain Power Domains for Energy-Proportional Data-Parallel Processing over a Wide Voltage and Temperature Range, in: ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference, Proceedings, Institute of Electrical and Electronics Engineers Inc., 2021, pp. 263 - 266 (atti di: 47th IEEE European Solid State Circuits Conference, ESSCIRC 2021, fra, 2021) [Contributo in Atti di convegno]

Eggimann M.; Rahimi A.; Benini L., A 5 μw Standard Cell Memory-Based Configurable Hyperdimensional Computing Accelerator for Always-on Smart Sensing, «IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS», 2021, 68, pp. 4116 - 4128 [articolo]

Okuhara H.; Elnaqib A.; Dazzi M.; Palestri P.; Benatti S.; Benini L.; Rossi D., A Fully Integrated 5-mW, 0.8-Gbps Energy-Efficient Chip-to-Chip Data Link for Ultralow-Power IoT End-Nodes in 65-nm CMOS, «IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS», 2021, 29, pp. 1800 - 1811 [articolo]Open Access

Burrello A.; Scherer M.; Zanghieri M.; Conti F.; Benini L., A Microcontroller is All You Need: Enabling Transformer Execution on Low-Power IoT Endnodes, in: 2021 IEEE International Conference on Omni-Layer Intelligent Systems, COINS 2021, Institute of Electrical and Electronics Engineers Inc., 2021, pp. 1 - 6 (atti di: 2021 IEEE International Conference on Omni-Layer Intelligent Systems, COINS 2021, esp, 2021) [Contributo in Atti di convegno]

Di Girolamo S.; Kurth A.; Calotoiu A.; Benz T.; Schneider T.; Beranek J.; Benini L.; Hoefler T., A RISC-V in-network accelerator for flexible high-performance low-power packet processing, in: Proceedings - International Symposium on Computer Architecture, 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1264 USA, Institute of Electrical and Electronics Engineers Inc., «PROCEEDINGS - INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE», 2021, 2021-, pp. 958 - 971 (atti di: 48th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2021, esp, 2021) [Contributo in Atti di convegno]

Jokic P.; Azarkhish E.; Cattenoz R.; Turetken E.; Benini L.; Emery S., A Sub-mW Dual-Engine ML Inference System-on-Chip for Complete End-to-End Face-Analysis at the Edge, in: IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Institute of Electrical and Electronics Engineers Inc., 2021, 2021-, pp. 1 - 2 (atti di: 35th Symposium on VLSI Circuits, VLSI Circuits 2021, Kyoto, Japan, 2021) [Contributo in Atti di convegno]

Ravaglia L.; Rusci M.; Nadalini D.; Capotondi A.; Conti F.; Benini L., A TinyML Platform for On-Device Continual Learning with Quantized Latent Replays, «IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS», 2021, 11, pp. 789 - 802 [articolo]

Moin A.; Zhou A.; Rahimi A.; Menon A.; Benatti S.; Alexandrov G.; Tamakloe S.; Ting J.; Yamamoto N.; Khan Y.; Burghardt F.; Benini L.; Arias A.C.; Rabaey J.M., A wearable biosensing system with in-sensor adaptive machine learning for hand gesture recognition, «NATURE ELECTRONICS», 2021, 4, pp. 54 - 63 [articolo]

Ultimi avvisi

Al momento non sono presenti avvisi.