# LinkedIn: luca-valente-37307b195 GitHub: github.com/luca-valente

#### EXPERIENCE

Email: luca.valente@unibo.it

IIS Chip Gallery: authors/lv

#### Alma Mater Studiorum, Università di Bologna

Research Fellow, Hardware designer

- Contributor to PULP Platform, joint effort between the Integrated Systems Laboratory (IIS) of ETH Zürich and Energy-efficient Embedded Systems (EEES) group of the University of Bologna.
- Winner of the Scholarship: "Hardware-software codesign for parallel architectures targeting machine learning applications", funded by EPI Project.

#### **Barcelona Supercomputing Center**

Junior Verification Research Engineer

- I carried out the work for my Master's Degree Thesis in the Verification Team for the European Processor Initiative (EPI) at the Barcelona Supercomputing Center: it consisted in developing an Assertion-based Functional Verification Plan for several submodules of a Vector Processing Unit. The VPU under development works as a co-processor of a RISC-V scalar core, to enable the support for the 0.7.1 RISC-V Vector Extension.

#### EDUCATION

Università di Bologna	Bologna, Ita
Ph.D. in Electronic Engineering, Advisor: Luca Benini	November 2020–Current
Politecnico di Torino	Torino, Ita
M.S. in Electronic Engineering, Final Grade: $110/110$	October 2018–October 2020
<ul> <li>Major: Electronic Systems.</li> </ul>	
<ul> <li>Thesis: "A Vector Processing Unit implementation for RISC-V Vector Extension Assertions on submodules" at Barcelona Supercomputing Center. Available here</li> </ul>	
Universitat Politecnica de Catalunya	Barcelona, Spain
Erasmus Master Student in Electronic Engineering, Avg. Grade: $8.6/10$	September 2019–August 2020
<ul> <li>Focus of the Erasmus Courses: Deep Learning, Audio and Video Processing.</li> </ul>	
Università di Bologna	Bologna, Ita
B.S. in Electronic and Telecommunication Engineering, Final Grade: $105/110$	October 2015–July 2018
- Thesis: "Studying and Modelling of Power Control Logic in IBM OpenPOWER Processor for HPC"	

#### Liceo Scientifico

High School, Final Grade: 91/100

#### PUBLICATIONS

1. S. Preatto; A. Giannini; L. Valente; G. Masera and M. Martina. "Optimized VLSI Architecture of HEVC Fractional Pixel Interpolators with Approximate Computing", in J. Low Power Electron. Appl. 2020, 10(3), 24, https://doi.org/10.3390/jlpea10030024

Bologna, Italy November 2020–Current

Barcelona, Spain

March 2020-August 2020

Luca Valente

Forlì, Ita September 2010–July 2015

## VOLUNTEER EXPERIENCE

#### Scout Leader AGESCI

## LANGUAGES

- Italian: Mother Tongue
- English: C1, IELTS Certification:7.5
- July 2018, Credential ID: 18IT004542VALL010A
- Spanish: B1, OLS Erasmus Test

# ACADEMIC PROJECTS

#### Tapeout of Darkside

- Università di Bologna
  - Darkside is a PULP based chip. It features 4 different hardware accelerators and targets Machine Learning workloads. It also provides a 32kB macro-memory from EPFL, able to perform both conventional and in-memory computing operations.

## Tapeout of Echoes

Università di Bologna

 Echoes is a PULPissimo based chip. It uses the new CV32E40P from OpenHW group as Fabric Controller (FC). It is designed for audio-processing applications. It supports I2S protocol and features an FFT accelerator.

## MobileNetV2 inference on Pulp System on FPGA

- Università di Bologna
  - Bringing the MobileNetV2 automatically generated by Dory on Pulp on FPGA (ZCU102 by Xilinx). Particular focus on functional validation and update of the drivers for the module used to communicate with Flash and Ram memories.

### Audio Classification of Urban Sounds with DL

Universitat Politecnica de Catalunya

 We developed a CNN able to label 23 different sources of urban sounds from raw audio data of 10 seconds. Our goal was to assess the impact of the number of parameters and of the sample frequency o the performance of the system.

### Deep Learning on MNIST Dataset

- Universitat Politecnica de Catalunya
  - Implementation of an Autoencoder, a GAN and a Classifier on MNIST Dataset.

## SKILLS

- **Programming:** System Verilog, Python, C, Matlab, SVA, VHDL, Bash, TCL, Gitlab CI.
- $\bullet \ \ {\bf Computer \ SW:} \ \ {\bf Quartus, \ Modelsim, \ Cadence, \ Virtuoso, \ Innovus, \ Synopsis, \ Simulink, \ Questasim, \ QuestaCDC.$

Forlì, Ita 2015–2018

October 2019–December 2019

November 2020–February 2021

May 2021–July 2021

April 2021–July 2021

December 2019